SLEW-RATE CONTROL CIRCUITRY WITH OUTPUT BUFFER AND

专利名称：SLEW-RATE CONTROL CIRCUITRY WITH

OUTPUT BUFFER AND FEEDBACK

发明人：Che-Hao Chuang,Tang-Kuei Tseng,Ryan

Hsin-Chin Jiang

申请号：US12015395申请日：20080116

公开号：US20090179679A1公开日：20090716

专利附图：

摘要：The present invention proposed a slew-rate control circuitry without the use ofexternal components such as amplifiers. Therefore slew-rate control circuitry of the

present invention not only provides an IC with build-in slew-rate control, but also reducesnumber of transistors used externally which will increase gate-oxide reliability of the IC.The slew-rate control circuitry of the present invention is primarily comprised by anoutput buffer and feedback circuitry, the output buffer mainly consisted four transistorsand depends on output of the IC, these four transistors will interact with each other tocontrol the slew-rate of IC output. Additional feedback circuitry and gate-trackingcircuitry are also disclosed to enhance the performance of the slew-rate control circuitry.

申请人：Che-Hao Chuang,Tang-Kuei Tseng,Ryan Hsin-Chin Jiang

地址：Hsinchu City TW,Jhudong Township TW,Taipei City TW

国籍：TW,TW,TW

更多信息请下载全文后查看