您好,欢迎来到爱玩科技网。
搜索
您的当前位置:首页4541集成电路IC

4541集成电路IC

来源:爱玩科技网
HCF4541B

PROGRAMMABLE TIMER

ss

s

s

s

ss

s

s

s

ss

s

16 STAGE BINARY COUNTER

LOW SYMMETR. OUTPUT RESISTANCE, TYPICALLY 100Ω at VDD = 15V

OSCILLATOR FREQUENCY RANGE :DC to 100KHz

AUTO OR MASTER RESET DISABLES

OSCILLATOR DURING RESET TO REDUCE POWER DISSIPATION

OPERATES WITH VERY SLOW CLOCK RISE AND FALL TIMES

BUILT-IN LOW-POWER RC OSCILLATOREXTERNAL CLOCK (applied to pin 3) CAN BE USED INSTEAD OF OSCILLATOR

OPERATES AS 2n FREQUENCY DIVIDER OR AS A SINGLE-TRANSITION TIMERQ/Q SELECT PROVIDES OUTPUT LOGIC LEVEL FLEXIBILITY

CAPABLE OF DRIVING SIX LOW POWER TTL LOADS, THREE LOW POWER

SCHOTTKY LOADS, OR SIX HTL LOADS OVER THE RATED TEMP. RANGE

5V, 10V AND 15V PARAMETRIC RATINGS100% TESTED FOR QUIESCENT CURRENT AT 20V

MEETS ALL REQUIREMENTS OF JEDEC JESD13B \" STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEVICES\"

DIPSOPORDER CODES

PACKAGEDIPSOP

TUBEHCF4541BEYHCF4541BM1

T & RHCF4541M013TR

DESCRIPTION

The HCF4541B is a monolithic integrated circuitfabricated in Metal Oxide Semiconductortechnology available in DIP and SOP packages. This device is composed of a 16-stages binarycounter, an oscillator controlled by 2 externalresistors and a capacitor, an output control logicand an automatic power-on reset circuit. Thecounter varies on positive-edge clock transitionand it can be cleared by the MASTER RESETinput. The output from this timer is the Q or Qoutput from the 8th, 13th, or 16th counter stage.The choice of the stage depends on the time

PIN CONNECTIONSeptember 20021/10

HCF4541B

select inputs A or B (see frequency selectiontable). The output is available in one of the twomodes that can be selected via the MODE inputpin 10 (see truth table). The output turns out as acontinuos square wave, with a frequency equal tothe oscillator frequency divided by 2N when thisMODE input is a logic \"1\". When it is a logic \"0\"and after a MASTER RESET is started, and Qoutput has been selected, the output goes up to ahigh state after 2 N-1 counts. It remains in thatstate till another MASTER RESET pulse is applyor the mode input is a logic \"1\". The process startsby setting the AUTO RESET input (pin 5) to logicINPUT EQUIVALENT CIRCUIT

\"0\" and switching power on. If pin 5 is set to logic\"1\counting cannot start till a positive MASTERRESET pulse is applied, returning to a low level.The AUTO RESET consumes a remarkableamount of power and should not be used if lowpower operation is wanted. The frequency of theoscillator depends on the RC network. It can becalculated using the following formula : f = 1 / 2.3 RTC CTC

where f is between 1KHz and 100KHz and RS >10 KΩ and ≈2 RTC PIN DESCRIPTION

PIN No12, 134, 111, 23561098714

SYMBOLA, BNCRTC, CTC

RSARMRMODEQ/Q SELECT

QVSSVDD

NAME AND FUNCTIONTime Select InputNot Connected

External Resistor, Capaci-tor Connection

External Resistor Con-nection or External Clock Input

Auto Reset InputMaster Reset InputMode Select InputOutput SelectorOutput

Negative Supply VoltagePositive Supply Voltage

RC OSCILLATOR CIRCUIT

2/10

HCF4541B

FUNCTIONAL DIAGRAM

FREQUENCY SELECTION TABLE

ALLHH

BLHLH

N. of Stages N

1310816

Count 2N8192102425665536

TRUTH TABLE

PIN56910

STATE

L

Auto Reset OnMaster Reset OffOutput Initially Low After Reset (Q)Single Transition Mode

H

Auto Reset DisableMaster Reset OnOutput Initially High After Reset (Q)Recycle Mode

LOGIC DIAGRAM

3/10

HCF4541B

ABSOLUTE MAXIMUM RATINGS

SymbolVDDVIIIPDTopTstg

Supply VoltageDC Input VoltageDC Input Current

Power Dissipation per Package

Power Dissipation per Output TransistorOperating TemperatureStorage Temperature

Parameter

Value-0.5 to +22-0.5 to VDD + 0.5

± 10200100-55 to +125-65 to +150

UnitVVmAmWmW°C°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

All voltage values are referred to VSS pin voltage.

RECOMMENDED OPERATING CONDITIONS

SymbolVDDVITop

Supply VoltageInput Voltage

Operating Temperature

Parameter

Value3 to 200 to VDD-55 to 125

UnitVV°C

4/10

HCF4541B

DC SPECIFICATIONS

Test Condition

Symbol

Parameter

VI(V)0/50/100/150/200/50/100/155/010/015/0

0.5/4.51/91.5/13.54.5/0.59/113.5/1.52.54.69.513.50.40.51.5VO(V)

|IO|VDD(µA)(V)

5101520510155101551015510155510155101518

TA = 25°CMin.

Typ.0.040.040.040.08

4.959.9514.95

0.050.050.053.5711

1.534

-1.55-5-4-101.55410

-3.1-10-8-203.1820±10-55

-1.08-3-3.3-8.41.083.38.43.5711

1.534

-1.08-4.1-3.3-8.41.083.38.4

Max.51020100

4.959.9514.95

0.050.050.05

3.5711

1.534

Value-40 to 85°CMin.

Max.1503006003000

4.959.9514.95

0.050.050.05

-55 to 125°CMin.

Max.1503006003000

Unit

IL

Quiescent Current

µA

VOH

High Level Output Voltage

Low Level Output Voltage

High Level Input VoltageLow Level Input VoltageOutput Drive Current

VOL

VIH

VIL

IOH

IOL

Output Sink Current

Input Leakage Current

Input Capacitance

0/50/50/100/150/50/100/150/18

<1<1<1<1<1<1<1<1<1<1<1<1<1<1<1<1<1<1<1

V

V

V

V

mA

mA

II

Any InputAny Input

±0.17.5

±1±1µApF

CI

The Noise Margin for both \"1\" and \"0\" level is: 1V min. with VDD=5V, 2V min. with VDD=10V, 2.5V min. with VDD=15V

5/10

HCF4541B

DYNAMIC ELECTRICAL CHARACTERISTICS (Tamb = 25°C, CL = 50pF, RL = 200KΩ, tr = tf = 20 ns)

Test Condition

Symbol

Parameter

VDD (V)51015510155101551015510155101551015

Min.

Value (*)Typ.3.51.250.963.52.510050401809065300100851.546Unlimited

Max.10.53.82.918107.520010080360180130

µsUnit

Propagation Delay Time (28)

tPHL tPLH(CLOCK to Q)

Propagation Delay Time (216)

tPHL tPLH(CLOCK to Q)tTHL

Transition Time

µs

ns

tTLH

Transition Time

ns

Master Reset, Clock Pulse Width

fCL

Maximum Clock Pulse Input FrequencyMaximum Clock Pulse Input Rise or Fall Time

900300225

ns

MHz

tr, tf

µs

(*) Typical temperature coefficient for all VDD value is 0.3 %/°C.

DIGITAL TIMER APPLICATION

A positive MASTER RESET pulse clears thecounter and latch. The Output goes high andkeeps up till the number of pulses, selected by Aand B , are counted. This circuit is retriggerableand is as accurate as the input frequency. If amore accurate circuit is desired, an external clockcan be used on pin 3. A set-up time equal to thewidth of the one shot output is requiredimmediately following initial power up, duringwhich time the output will be high

6/10

HCF4541B

TEST CIRCUIT

CL = 50pF or equivalent (includes jig and probe capacitance)RL = 200KΩ

RT = ZOUT of pulse generator (typically 50Ω)

7/10

HCF4541BPlastic DIP-14 MECHANICAL DATAmm.DIM.MIN.a1Bbb1DEee3FILZ1.273.38.52.5415.247.15.10.1300.511.390.50.25200.3350.1000.6000.2800.2011.65TYPMAX.MIN.0.0200.0550.0200.0100.7870.065TYP.MAX.inch 2.540.0500.100P001A8/10HCF4541BSO-14 MECHANICAL DATADIM.Aa1a2bb1Cc1DEee3FGLMS3.84.60.58.555.81.277.624.05.31.270.688˚ (max.)0.1490.1810.0198.756.20.350.190.545˚ (typ.)0.3360.2280.0500.3000.1570.2080.0500.0260.3440.2440.1mm.MIN.TYPMAX.1.750.21.650.460.250.0130.0070.0190.003MIN.inchTYP.MAX.0.0680.0070.00.0180.010PO13G9/10HCF4541B

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for theconsequences of use of such information nor for any infringement of patents or other rights of third parties which may result fromits use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specificationsmentioned in this publication are subject to change without notice. This publication supersedes and replaces all informationpreviously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices orsystems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco

Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

© http://www.st.com

10/10

因篇幅问题不能全部显示,请点此查看更多更全内容

Copyright © 2019- aiwanbo.com 版权所有 赣ICP备2024042808号-3

违法及侵权请联系:TEL:199 18 7713 E-MAIL:2724546146@qq.com

本站由北京市万商天勤律师事务所王兴未律师提供法律服务